FAQ
FAQAbout Products
- FAQ > Controllers > Programmable Controllers MELSEC > MELSEC-Q Series
FAQ
Keyword Search
FAQ within [ MELSEC-Q Series ]
-
Cause of file register reset by latch clear operation in universal model QCPU
If Latch (1) is set in the device setting of PLC parameter, the contents of file registers are cleared by latch clear operation. Set Latch (2) to maintain t... More Details >>
- No:22584
- Release Date:2018/09/03 17:29
- Update:2018/09/20 17:31
-
Maximum apparent power of the power supplies of Q00JCPU and Q00UJCPU
Both are 105 VA. More Details >>
- No:22538
- Release Date:2018/09/03 17:28
-
Clearing the battery error without resetting the CPU module
It is impossible. Battery replacement is essential in clearing the battery error and the power of the programmable controller must be turned off before the... More Details >>
- No:22510
- Release Date:2018/09/03 17:28
- Update:2018/09/20 13:27
-
Compatibility between the A series modules and Q series modules
When an ACPU module is replaced with a QCPU module, programs for the ACPU module can be used by changing the PLC type in GX Developer. However, the programs ... More Details >>
- No:22696
- Release Date:2018/09/03 17:29
- Update:2018/09/21 14:21
-
Intelligent function module settings in GX Works2
Modules do not need setting in GX Works2 if not selectable from "Module Selection" in the "New Module" window for intelligent function module settings. More Details >>
- No:22685
- Release Date:2018/09/03 17:29
-
The numbers of POUs and steps of "Allocate Memory for 'Online Change'" in GX Works2
The maximum number of steps that an online change can process at a time is 512. More Details >>
- No:22672
- Release Date:2018/09/03 17:29
-
Accessible numbers of devices in one message are shown below.- 2000 coils and inputs for reading- 125 input registers and holding registers for reading- 1968... More Details >>
- No:22668
- Release Date:2018/09/03 17:29
-
QnA-compatible 3E frame command (0406) for the built-in Ethernet port QCPU
The built-in Ethernet port QCPU is not compatible with a multiple-block batch read command (0406) of the MC protocol. Executable commands are the following.... More Details >>
- No:22608
- Release Date:2018/09/03 17:29
- Update:2018/09/20 18:09
-
The automatic communication function and dedicated instructions (MBRW instruction and MBREQ instruction) can be used on the same channel. However, when the... More Details >>
- No:22577
- Release Date:2018/09/03 17:29
- Update:2018/09/20 17:06
-
The setting in Latch (1) can be cleared by latch clear operation. The setting in Latch (2) cannot be cleared by latch clear operation. More Details >>
- No:22567
- Release Date:2018/09/03 17:29
- Update:2018/09/20 16:48
51-60 of Total 213