Since the battery retains clock data even after power failure, the time of logging data may change.

Index modification cannot be done for bit specifications for Word device.

Since the FX5 CPU modules only support the master function, CC-Link IE Field Network Basic communication between FX5 CPU

It means an instruction that handles BIN 16 bit and BIN 32 bit unsigned data. Example:ADD _ U

The SLMP communication frames supported by the FX5-CCLGN-MS are 3E and 4E frames. When SLMP communication is performed

FX5-CCLGN-MS allows the master station to change the reserved station setting with parameters, but the setting can not b

It is possible by setting the scaling function or shift function from the parameter settings.

RWr is allocated to TPDO and RWw is allocated to RPDO.

FAQ

FAQAbout Products

Font Size
S
M
L

FAQ > Controllers > Programmable Controllers MELSEC > MELSEC iQ-F Series

FAQ

Inquiries

Keyword Search

You can search two or more words separated by a space.

 AND : Put a space between the words in a keyphrase.
 OR  : Add a vertical bar ( | ) between the words in a keyphrase.
 NOT : Add a minus sign ( - ) followed by the words that you would like to exclude.

Result Type

Text Search

MELSEC iQ-F Series

Safety Control(1)

FAQ within [ MELSEC iQ-F Series ]

231-240 of Total 253

prev 24 / 26page next

Regarding the effect of battery voltage drop on logging function

Since the battery retains clock data even after power failure, the time of logging data may change. More Details >>
- No：39310
- Release Date：2023/01/12 16:53
- Category： MELSEC iQ-F Series , CPU Module
Regarding bit specification index modification for word devices

Index modification cannot be done for bit specifications for Word device. More Details >>
- No：39299
- Release Date：2023/02/13 16:39
- Category： MELSEC iQ-F Series , CPU Module , Engineering Software
Regarding CC-Link IE Field Network Basic Communication Between FX5 CPU Modules

Since the FX5 CPU modules only support the master function, CC-Link IE Field Network Basic communication between FX5 CPU modules is not possible. More Details >>
- No：39297
- Release Date：2023/02/13 16:38
- Category： MELSEC iQ-F Series , CPU Module , Network/Communication
Regarding "_ U" in Application Instruction

It means an instruction that handles BIN 16 bit and BIN 32 bit unsigned data. Example:ADD _ U More Details >>
- No：39295
- Release Date：2023/02/13 16:37
- Category： MELSEC iQ-F Series , CPU Module
Regarding Open/Close Socket Communications

No need. More Details >>
- No：39288
- Release Date：2023/02/13 15:36
- Category： MELSEC iQ-F Series , CPU Module , Network/Communication
Regarding the connection between FX5-CCLGN-MS and SLMP-compatible devices

The SLMP communication frames supported by the FX5-CCLGN-MS are 3E and 4E frames. When SLMP communication is performed from an SLMP-compatible device to the... More Details >>
- No：39280
- Release Date：2023/01/12 16:48
- Category： MELSEC iQ-F Series , Network/Communication
Regarding the connection between FX5-CCLGN-MS and NZ2GN2S-60AD4

Available. More Details >>
- No：39279
- Release Date：2023/01/12 16:47
- Category： MELSEC iQ-F Series , Network/Communication
Regarding the change of settings for reserved station (master station) of FX5-CCLGN-MS

FX5-CCLGN-MS allows the master station to change the reserved station setting with parameters, but the setting can not be changed by program. Note that link... More Details >>
- No：39275
- Release Date：2023/01/12 16:46
- Category： MELSEC iQ-F Series , Network/Communication
Regarding the digital output of the built-in analog function

It is possible by setting the scaling function or shift function from the parameter settings. More Details >>
- No：22315
- Release Date：2018/08/30 13:55
- Update：2023/06/23 10:46
- Category： MELSEC iQ-F Series , CPU Module , Analog
Regarding TPDO and RPDO allocation

RWr is allocated to TPDO and RWw is allocated to RPDO. More Details >>
- No：44479
- Release Date：2024/07/02 19:06
- Category： MELSEC iQ-F Series , Network/Communication

231-240 of Total 253

Inquiries

page top